



MS-7388 VER:1.0

CPU:

AMD M2 Athlon 64/Athlon 64 FX AM2R2

System Chipset:

AMD RD780/RX780

ATI SB600

On Board Chipset:

FINTEK Super I/O -- F71882

LAN -- RTL8111B/RTL8111C

HD Codec --ALC888&883

BIOS -- SPI ROM 8M

1394 -- VT6308

ESATA-SIL3531

Main Memory:

DDR II X 4 (Max 8GB)

Expansion Slots:

PCI-E X 1 *2(RX780)

PCI-E X 16 *1(RX780)

PCI-E X 1 *1(FOR RD780)

PCI-E X 16 *2(FOR RD780)

PCI 2.2 Slot X 2

PWM:

Controller--Intersil ISL6323 4 Phase

Vcore 3 Phase (MOS HIGHX2 LOWX2)

Vnb 1 Phase (MOS HIGHX1 LOWX2)


Clock Generator:

Controller--ICS9LPRS477



Title	Page
Cover Sheet	1
Block Diagram	2
AMD AMr2 940	3,4,5
System Memory	6,7
DDR Terminations	8
ATI RD780/RX780	9-13
CLOCK GENERATOR ICS9LPRS477	14
ATI SB600	15-19
PCI Slot 1,2	20
PCI-E X16 Slot 1	21
PCI-E X8 1 PCI-EX1 1	22
LAN RTL8111B 8111C	23
HD Audio - ALC888&883	24
1394 Controller-VT6308	25
USB connectors	26
PWM - ISL6323A	27
ACPI Controller & DC-DC 1.6V 1.8V	28-29
IDE / SATA / FAN / LPT	30
ATX Connector / Front Panel / KB / CON	31
I/O F71882 / FDD	32
SIL3531 ESATA 1 PORT	33
MANUAL PARTS	34
GPIO&JUMPER/Option Part	35
POWER OK MAP	36
POWER MAP	37
RESET MAP	38
History	39


111111
222222
X_manual part


BLOCK DIAGRAM








Micro Star Restricted Secret		
Title	Block Diagram	Rev
Document Number	MS-7388	1.0
MICRO-STAR INT'L CO., LTD. No. 69, Li-De St, Jung-Hsi City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Tuesday, July 31, 2007
Sheet		2 of 39

















Decoupling Between Processor and DIMMs

Layout: Spread out on VTT pour



<i>Micro Star Restricted Secret</i>			
Title	DDR Termination		Rev
Document Number	MS-7388		1.0
MICRO-STAR INT'L CO., LTD. No. 69, Li-De St., Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Wednesday, August 01, 2007 Sheet 8 of 39	

3 HT_CADIN_H[15..0] >> HT_CADIN_H[15..0]
3 HT_CADIN_L[15..0] >> HT_CADIN_L[15..0]
3 HT_CADOUT_H[15..0] >> HT_CADOUT_H[15..0]
3 HT_CADOUT_L[15..0] >> HT_CADOUT_L[15..0]



RX780/RS740/RS780 difference table (HT LINK)



SIGNALS	RS740	RX780/RS780
HT_RXCALP	49.9R (GND)	1.21K
HT_RXCALN	49.9R (VDDHT)	
HT_TXCALP	100R	1.21K
HT_TXCALN		

REF

RD780

X_RD780

Micro Star Restricted Secret		
Title	RD780/RX780-HT LINK I/F	Rev
Document Number	MS-7388	1.0
MICRO STAR INT'L CO., LTD. No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Tuesday, August 07, 2007
Sheet		9 of 39



	RX780	RS740	RS780
DEBUG_OUT0	RED(DFT_GPIO0)	LVDS_DIGON	LVDS_DIGON
DEBUG_OUT1	GREEN(DFT_GPIO1)	LVDS_ENA_BL	LVDS_ENA_BL
DEBUG_OUT2	Y(DFT_GPIO2)	LVDS_BLDN	LVDS_BLDN
DEBUG_OUT3	BLUE(DFT_GPIO3)	TMDS_HPD	TMDS_HPD
TXOUT_L2N(DBG_GPIO0)		X	AUX1N
DEBUG_OUT5	TXCLK_LP(DBG_GPIO1)	X	AUX1P
DEBUG_OUT6	TXOUT_L3N(DBG_GPIO2)	X	HPD
DEBUG_OUT7	TXCLK_LN(DBG_GPIO3)	X	AUX_CAL

```
Enables the Test Debug Bus using GPIO and/or memory IO
1 : Disable (RS740); Enable (RX780/RS780)
0 : Enable (RS740); Disable(RX780/RS780)
RS740: pin DFT_GPIO5
RX780: pin DFT_GPIO5
RS780: pin VSYNC
```

```

111: 1-1-1-1-1-1 Mode L default
110: 1-1-1-1-1-1 Mode L
101: 2-0-2-0-2-0 Mode C2
100: 2-0-2-0-1-1 Mode K
011: 2-0-1-1-1-1 Mode E
010: 1-1-1-1-1-1 Mode L
001: 4-0-0-0-1-1 Mode C
000: 4-0-0-0-2-0 Mode B

```

```
Selects Loading of STRAPS from EPROM
0 : Bypass the loading of EEPROM straps and use Hardware Default Values
0 : I2C Master can load strap values from EEPROM if connected, or use
default values if not connected
RS740: pin DFT_GPIO1
RX780: pin DFT_GPIO1
RS780: pin SUS_STAT#
```



```
Enables Test debug bus
using PCIE bus
1. Disable (can be enabled
   thru nbcfg register)
0 : Enable
RX780: pin DFT_GPIO0
RS780: configurable thru register
      setting only
RS740: Not supported
```

U40D		PAR 4 OF 6	
AB12	MEM_A0(NC)	MEM_DQ0/DVO_VSYNC(NC)	AA18
AE16	MEM_A1(NC)	MEM_DQ1/DVO_HSYNC(NC)	AA20
V11	MEM_A2(NC)	MEM_DQ2/DVO_DE(NC)	AA19
AE15	MEM_A3(NC)	MEM_DQ3/DVO_D0(NC)	Y19
AA12	MEM_A4(NC)	MEM_DQ4(NC)	V17
AB16	MEM_A5(NC)	MEM_DQ5/DVO_D1(NC)	AA17
AB14	MEM_A6(NC)	MEM_DQ6/DVO_D2(NC)	AA15
AD14	MEM_A7(NC)	MEM_DQ7/DVO_D4(NC)	Y15
AD15	MEM_A8(NC)	MEM_DQ8/DVO_D3(NC)	AC20
AC16	MEM_A9(NC)	MEM_DQ9/DVO_D5(NC)	AD19
AE13	MEM_A10(NC)	MEM_DQ10/DVO_D6(NC)	AE22
AC14	MEM_A11(NC)	MEM_DQ11/DVO_D7(NC)	AC18
Y14	MEM_A12(NC)	MEM_DQ12(NC)	AB20
	MEM_A13(NC)	MEM_DQ13/DVO_D9(NC)	AD22
		MEM_DQ14/DVO_D10(NC)	AC22
		MEM_DQ15/DVO_D11(NC)	AD21
AD16	MEM_BA0(NC)		Y17
AE17	MEM_BA1(NC)		W18
AD17	MEM_BA2(NC)	MEM_DQS0P/DVO_IDCKP(NC)	AD20
		MEM_DQS0N/DVO_IDCKN(NC)	AE21
W12	MEM_RASb(NC)	MEM_DQS1P(NC)	
Y12	MEM_CASb(NC)	MEM_DQS1N(NC)	W17
AB13	MEM_WEB(NC)		AE19
AB18	MEM_CSB(NC)	MEM_DM0(NC)	
V14	MEM_CKE(NC)	MEM_DM1/DVO_D8(NC)	
	MEM_ODT(NC)		
V15	MEM_CKP(NC)	IOPLLVD18(NC)	AE23
W14	MEM_CKN(NC)	IOPLLVD(NC)	AE24
		IOPLLVS(NC)	AD23
AE12	MEM_COMPP(NC)		AE18
AD12	MEM_COMPN(NC)	MEM_VREF(NC)	

RS780(RX780)


Note: If the Side-port memory interface is **not** used, make sure that:

- The memory interface IO power (VDD_MEM) is connected to 1.5 V for DDR3 or 1.8 V for DDR2.
- The memory interface IO transform power (VDD18_MEM) is connected to 1.8 V.
- The voltage divider for memory interface reference voltage MEM_VREF is connected to 1.5 V for DDR3 or 1.8 V for DDR2.
- The memory interface PLL power IOPLLVD18 is connected to 1.8 V and IOPLLVD is connected to 1.2 V for the RS740 and to 1.1 V for the RS780.
- The memory interface enable strap DFT_GPIO0 is **not** connected to the GND.





FOR RD780 CHANGE 1.0




Micro Star Restricted Secret		
Title	RD780/RX780-HT LINK I/F	Rev
Document Number	MS-7388	1.0
MICRO-STAR INT'L CO., LTD. No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Tuesday, August 07, 2007
Sheet		12 of 39



RS740/RX780/RS780 POWER DIFFERENCE TABLE

PIN NAME	RS740	RX780	RS780	PIN NAME	RS740	RX780	RS780
VDDHT	NC	+1.1V	+1.1V	IOPLLVDD	+1.2V	NC	+1.1V
VDDHTRX	NC	+1.1V	+1.1V	AVDD	+3.3V	NC	+3.3V
VDDHTTX	+1.2V	+1.2V	+1.2V	AVDDDI	+1.8V	NC	+1.8V
VDDA18PCIE	NC	+1.8V	+1.8V	AVDDQ	+1.8V	NC	+1.8V
VDD18	+1.8V	+1.8V	+1.8V	PLLVD	+1.2V	NC	+1.1V
VDD18_MEM	NC	NC	+1.8V	PLLVD18	+1.8V	NC	+1.8V
VDDPCIE	+1.2V	+1.1V	+1.1V	VDDA18PCIEPLL	+1.2V	+1.8V	+1.8V
VDDC	+1.2V	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V	+1.8V
VDD_MEM	+1.8V/1.5V	NC	+1.8V/1.5V	VDDLT18	+1.8V	NC	+1.8V
VDD33	+3.3V	NC	+3.3V	VDDLT18	+1.8V	NC	+1.8V
IOPLLVDD18	+1.8V	NC	+1.8V	VDDLT33	+3.3V	NC	NC





FOR SB600 VCC_SB= 1.2V

FOR PA_SB600AT1

PLACE PCIE CAPS
CLOSE TO U600

PLACE THESE COMPONENTS CLOSE TO U600, AND
USE GROUND GUARD FOR 32K_X1 AND 32K_X2

SB600 SB 23x23mm

Part 1 of 4

PCI EXPRESS INTERFACE

PCI INTERFACE

XTAL

CPU LPC

RTC

AT1-SB600-218S8ECLA13FG-A13-RH

SB600 SB 23x23mm

Part 1 of 4

PCI EXPRESS INTERFACE

PCI INTERFACE

XTAL

CPU LPC

RTC

AT1-SB600-218S8ECLA13FG-A13-RH

8P4R-33R0402


8P4R-33R0402

VCC3

20mil





Normal --> 1-2
Clear CMOS --> 2-3

Micro Star Restricted Secret		
Title	SB600-PCIE/PC/CPU/LPC	Rev 1.0
Document Number	MS-7388	
MICRO-STAR INT'L CO.,LTD. No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Tuesday, August 07, 2007 Sheet 15 of 39





FOR SB600

PLACE SATA AC COUPLING
CAPS CLOSE TO SB600PLACE R665 CLOSE
TO U600 BALL
R674 IS 1K 1% FOR XTAL,
4.99K 1% FOR INTERNAL CLKC658 CLOSE TO THE
BALL OF U600

SB600 SB 23x23mm

Part 2 of 4

SERIAL ATA


SERIAL ATA POWER

U438




ATA 66100

SPI ROM

HW MONITOR



SPI FLASH MEMORY


SPI DEBUG PORT
Place close to SPI ROM

Micro Star Restricted Secret		
Title	SB600-SATA/IDE/HWM/SPI	Rev 1.0
Document Number	MS-7388	
MICRO-STAR INT'L CO.,LTD. No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		
Last Revision Date: Thursday, August 02, 2007		
Sheet	17	of 39




REQUIRED STRAPS

SB600 HAS 15K INTERNAL PD FOR AC_SDATA_OUT,
15K PU FOR RTC_CLK, EXTERNAL PU/PD IS
NOT REQUIRED; FOR SB460, EXTERNAL PU/PD ARE
REQUIRED




NOTE: R PU RESISTOR FOR
RTC_IRQ# IS REQUIRED FOR SB600
TO KEEP THE INPUT FROM FLOATING.



SB600						
	AC_SDOUT	RTC_CLK	PCI_CLK4	PCI_CLK6	PCI_CLK0	PCI_CLK1
PULL HIGH	USE DEBUG STRAPS	INTERNAL RTC DEFAULT	USE INT. PLL48	CPU IF=K8 DEFAULT	ROM TYPE: H, H = PCI ROM H, L = SPI ROM L, H = LPC ROM L, L = FWH ROM	DEFAULT
PULL LOW	IGNORE DEBUG STRAPS DEFAULT	EXTERNAL RTC	USE EXT. 48MHZ DEFAULT	CPU IF=P4		

DEBUG STRAPS

SB600 HAS 15K INTERNAL PU FOR PCI_AD[28:23]



2.2K IF USED FOR SB600.
10K IF USED FOR SB460.

	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	BOOTFAILTIMER DISABLED DEFAULT
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	BOOTFAILTIMER ENABLED

SB600 ONLY

SB600 ONLY

FOR SB460,
PCI_AD23 IS
RESERVED

Micro Star Restricted Secret		
Title	SB600-STRAPS	Rev 1.0
Document Number	MS-7388	
MICRO-STAR INT'L CO.,LTD. No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Wednesday, August 01, 2007 Sheet 19 of 39

```

IDSEL = AD18
MASTER = PCI_REQ#0
        PCI_GNT#0


```



For EMI

```

IDSEL = AD19
MASTER = PCI_REQ#1
        PCI_GNT#1

```



PCI EXPRESS_16

Micro Star Restricted Secret

Title	PCI-E X16 - X1 Slot
--------------	---------------------



Rev
1.0

MICRO-STAR INT'L CO.,LTD. No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw	Last Revision Date: Wednesday, August 08, 2007 Sheet 21 of 39
---	--


FOR RX780 PCI-EX1




<i>Micro Star Restricted Secret</i>			
Title	PCI-E X16 Slot 3, 4		Rev
Document Number	MS-7388		1.0
MICRO-STAR INT'L CO., LTD. No. 69, Li-De St, Jung-Hsi City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Wednesday, August 01, 2007	
Sheet		22	of 39




<i>Micro Star Restricted Secret</i>		
<i>Title</i>	<i>RTL 10-100/Gigabit LAN</i>	<i>Rev</i>
<i>Document Number</i>	<i>MS-7388</i>	<i>1.0</i>
NO. 68, LI-DE ST., JUNG-HE CITY, TAIPEI HSIEN, TAIWAN http://www.msi.com.tw		Last Revision Date: Wednesday, August 08, 2007 Sheet 23 of 39




1394a OHCI Link Layer Controller




POWER CIRCUIT FOR USB PORT 0,1




POWER CIRCUIT FOR USB PORT 4,5



POWER CIRCUIT FOR USB PORT 6,7,8,9




REAR PANEL USB CONNECTOR FOR USB PORT 2,3



NEAR USB CONNECTOR



22 / 7.5 / 7.5 / 7.5 / 22 / 7.5 / 7.5 / 7.5 / 22

REAR PANEL USB CONNECTOR FOR USB PORT 0,1



EMI TEST


CHANGE 1.0




22 / 7.5 / 7.5 / 7.5 / 22 / 7.5 / 7.5 / 7.5 / 22

FRONT PANEL USB CONNECTOR FOR USB PORT 4,5


Reversed, can be taken off riser card within bead



FRONT PANEL USB CONNECTOR FOR USB PORT 6,7











FRONT PANEL USB CONNECTOR FOR USB PORT 8,9



		MICRO-STAR INT'L CO., LTD.	
Title		USB CONNECTORS	
Size	Document Number	MS-7388	
Date:	Wednesday, August 01, 2007	Sheet	26 of 39

ISL6323CR CKT for Hybride





S5	S3	MODE	5VDUAL	REMARK
1	1	X	VCC5	S0/S1/S2
1	0	X	VCC5_SB	S3
0	X	1	VCC5_SB	S4/S5
0	X	0	SHUTDOWN	S4/S5





1





30 of 39

Intel Front Panel




VCC3




Super I/O


LPC SUPER I/O F71882




PCIE to SATA Bridge --Silicon Image SiI3531




<i>Micro Star Restricted Secret</i>			
Title	<i>Sil3531 PCIE to ESATA</i>		Rev
Document Number	<i>MS-7388</i>		1.0
MICRO-STAR INT'L CO., LTD. No. 69, Li-De St., Jung-Ho City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Tuesday, August 07, 2007 Sheet 33 of 39	




Optics Orientation Holes



Mounting Holes



Simulation



Model option table

Model type	Function	BOM Config	ERP BOM No.
MS-7388	RX780+SB600+1_PCI-EX16+2_PCI-EX1 RD780+SB600+2_PCI-EX16+1_PCI-EX1+1394	Cfg-7388-RX780 Cfg-7388-RD780	

Micro Star Restricted Secret			
Title	MANUAL PARTS		Rev
Document Number	MS-7388		1.0
MICRO-STAR INT'L CO., LTD. No. 68, Li-De St, Jung-Ho City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Thursday, August 09, 2007 Sheet 34 of 39	

D



C


1

B






1

Micro Star Restricted Secret		
Title	GPIO SPEC	Rev
		1.0
Document Number	MS-7388	
MICRO-STAR INT'L CO., LTD. No. 89, Li-De St., Jung-Hsi City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Tuesday, July 31, 2007
Sheet		35 of 39



PWROK MAP





Micro Star Restricted Secret		
Title	RESET MAP	Rev
Document Number	MS-7388	1.0
MICRO-STAR INT'L CO., LTD. No. 69, Li-De St, Jung-Ho City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Tuesday, July 31, 2007
Sheet		38 of 39

VER : 1.0 MODIFY

- 1.C46,48,50,52,55,71,70 -->10uF/ X5R/1206....page 5
- 2.Add reset R45~R47..Q72~Q74..U76~U78..R387~R389 RX780 A_RST#....RD780 NB_RST#.....page 12
- 3.Change GFX_CLK to ATIG_CLK and add R204~R207 to GFX1_CLK GPP_CLK colay...and add R335.R394 to LAN damping resistor for emi and chage CLK gen.477.....page 14
- 4.Add Q39.Q63.Q64.R386.R40.R44.C492..PCIE_PVDD delay VCC_SB 3us~5ms ..ATI.AP.NOTE....page15
- 5.Add R390.R391.R393 and change PCIE X 16 or 8 control single to PFGX2_PRSNT#....page21
- 6.Change EC10~EC17.EC20~21 footprint OS-CON and JSPD1 change to 2pin....page24
- 7.Del CP23 and add C703 for EMI audio precision....page 26
- 8.Change the over voltage cpu R354.and del EC30....page27
- 9.Change R310 3.4K-->2.2K C564 33pF-->47pF C561 1000pF-->6800pF R333 698-->604 R348 56K-->47K R353 100K-->120K R311,326,332,351 3.9K-->4.32K R308 100-->255 R324 100-->560 R330 100-->10
Q14,15,17,18,20,21-->D03-06N030B-I14 R329 470-->NC C563 1000pF-->NC....page27
10. Change EC50 footprint for os-con cap and C244.C243 change 4.7u....page28
- 11.Change EC65.EC66 footprint for os-con and add D31.R522-R524 that SYS_FAN speed monitor....page 30
- 12.Change R486 220-->100 speaker speak too small....page 31
13. Add R520.R521 +5VSB monitor....page 32
- 14.R36.R37 empty no support esata chip hot plut.becuae it's on board not card....page33
- 15.Add CP23 VDD_PCIE power.... page13

Micro Star Restricted Secret		
Title		Rev
HISTORY		1.0
Document Number		MS-7388
MICRO-STAR INT'L CO.,LTD. No. 68, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Wednesday, August 01, 2007
		Sheet 39 of 39